Description of the Patent of Invention for "Distributed Global Clock for Clusters of Computers"

TECHNICAL FIELD

5   The present invention refers to the synchronization of time clocks in distributed systems composed of multiple computers. In particular, it describes a global clock system that allows each computer in a cluster or network of computers to read the global clock in a fast and independent way.

10   PREVIOUS TECHNIQUES

In a cluster or network of computers, in which multiple computers are interconnected by a communication network, each processor of the cluster works asynchronously in accord to its time clock or local oscillator. However,

15   many parallel and distributed applications for clusters can benefit from a common time base, namely a global clock, that allows events, processes, and transactions, which are generated over the execution of the applications, to synchronize and to be ordered.

20   Global clocks can be implemented in software, hardware, or a combination of both. In the case of all-software implementation of global clocks, probabilistic algorithms are used for clock synchronization. In these algorithms, one processor is elected as the master that

25   coordinates the initial process of synchronization by sending messages over the network to the others and measuring the time spent for point-to-point communication. Next, the master processor sends a message to each processor to initialize its local clock. Each message the

30   master sends contains an appropriate constant to be added to the initial value of each processor's local clock. The value of each constant takes into account the transit time of each message that was sent to each processor during the

initial synchronization process. In addition, the local clocks have to be re-synchronized periodically, since they operate in an independent way, and thus do not obey necessarily the same clock frequency of the master processor. The main disadvantage of global clocks implemented in software is their low precision due to the variation of time for transmitting messages over a network.

Another solution is to use a single oscillator and the hardware of the interconnection network to implement the global clock in a way that all the local clocks obey a single clock frequency. In this scheme, every processing node has a local time clock, and all local clocks increment their value according to a single oscillator. In addition, an algorithm is used to initialize all the counters so that they operate synchronously. Global clocks that use both hardware and software are well more precise than those based purely on software solutions.

SUMMARY OF INVENTION

This invention refers to a global clock system, implemented entirely in hardware, for clusters or network of computers. The global clock system we invented comprises a central oscillator module and associated logic, local time counter modules, which are connected preferably to the I/O buses of the cluster nodes, and cables for interconnections. The invention allows that, once any node of the cluster sends a reset signal, all the local time counters will be initiated and synchronized automatically. After that, each processor will be able to know the value of the global clock by checking its own local counter. The reset signal is the only function that is implemented in software.

The invention uses a central oscillator to generate pulses and to increment, in a synchronous way, the

local time counter of each cluster's processor. Once the reset signal is triggered, the system will initialize all the local counters simultaneously. The simultaneity is guaranteed by the size of the cables used for
5   interconnection, which should be approximately of the same size, and by the hardware that works together with the central oscillator. Once all the counters are initialized, they will be incremented simultaneously by the central oscillator and will always contain the same value of time
10 elapsed since initialization.

The size of the cables can vary, provided they vary within certain limits that guarantee that the propagation time of the reset signal between the central oscillator and each local time counter does not exceed the
15 cycle time of the central oscillator. More specifically, for a given frequency f (in Hertz) of the global clock, the difference d (in meters) of cable' sizes from the central oscillator to each local time counter cannot exceed:

$$d = \frac{v}{f}$$

20   Where v (in meters/second) is the speed of propagation of electromagnetic signals through the cables. As an example, with typical communication cables, that use copper wires, and a global clock frequency equal to 100 MHz, the cables may vary to the limit of two meters. In
25 this case, the accuracy of the global clock will be of the order of magnitude of hundredths of microseconds.

The global clock system can be used in clusters of several sizes. For this purpose, the module of the central oscillator, or pulse generator module, should be
30 implemented with a fixed number of connections to the processors that compose the cluster, and an extra connection to accommodate other cluster' sizes. Clusters of

larger sizes can be built using the extra connection to link other modules in a tree-like fashion with several levels.

5   In case of implementing clusters with more than one level, the pulse generator modules within the intermediate levels will not use their oscillators – they will receive the clock pulses of the modules above them in the hierarchy. In addition, these intermediate modules will propagate to the level above the reset signals they

10   received from the points below in the hierarchy, and to the level below the reset signals they received from the points above in the hierarchy.

A pulse generator module identifies itself as an intermediate module or the top one by using either a pulse

15   detection circuit associate with an electronic key or an electro-mechanic key.

BRIEF DESCRIPTION OF DRAWINGS

These and other objectives, advantages and characteristics of the invention are easier to understand

20   if the detailed description below is read with the following figures:

FIG.1 shows the general architecture of the global clock system used in the present invention for a cluster with 4 processing nodes.

25   FIG.2 shows the hierarchical architecture of the global clock system with several levels used in the present invention.

FIG.3 shows the diagram of the pulse generator module circuit of the global clock.

30   FIG.4 shows the diagram of the pulse detector circuit.

FIG.5 shows the diagram of the global clock counter module.

DETAILED DESCRIPTION OF INVENTION

Figure 1 illustrates the global clock system for a 4-node cluster. As shown in the figure, the central oscillator generates pulses that increment synchronously the local counters in the processing nodes. The figure shows the reset signal, which can be generated by any of the processors, that is used to initialize all the counters simultaneously. After the reset is issued, the counters of all nodes will be incremented simultaneously by the central oscillator.

The global clock can support an increasing number of processors by using a hierarchical structure of pulse generator modules as shown in Figure 2. As can be seen in the Figure, each module contains a fixed number of connections to the processors that compose the cluster and an extra connection to the other modules, forming a tree-like structure. The modules in the intermediate levels do not use their oscillators, but receive pulses from the module above in the hierarchy. In addition, intermediate modules propagate the reset signals they receive from the modules above in the hierarchy to the modules below, and vice-versa. Each module uses a circuit for pulse detection associated with an electronic key to self identify as either an intermediate or the top module. An electro-mechanic key can also be used for this purpose.

In Figure 2, each intermediate pulse generator module uses an OR gate to join all the incoming reset signals received from the points below in the hierarchy. The OR gate's output is transmitted up in the hierarchy to allow the reset of the global clock. An incoming reset signal that comes from either other pulse generator module or processing node in another point in the hierarchy goes

up to until reaching the pulse generator module at the top of the hierarchy.

The module at the top of the hierarchy uses an OR logical gate to join the reset signals that arrive to it. The OR gate has as many inputs as the number of incoming reset signals that arrive to it (or it uses an AND gate, if the reset signals were active on zero). The output of this logic gate is the reset signal that goes down in the hierarchy of pulse generator modules until arriving simultaneously into all the processing nodes in the cluster.

In each pulse generator module, the reset signal that goes down in the hierarchy is amplified by using buffers to ensure scalability. Like the hardware of the local time counters, the hardware of the modules can also be connected to the I/O busses of the cluster's processors, taking advantage of the available power supply.

The cables that interconnect the pulse generator modules that form the hierarchical tree, and these to the counter modules of the processing nodes, can vary in size provided such variation is kept within certain limits that guarantee that the time difference to propagate the reset signal between any pair of counters does not exceed the cycle time of the central oscillator. Thus, given a certain global clock frequency equal to f (in Hertz), the difference d (in meters) between cable sizes from the top module to each counter cannot exceed the following value:

$$d = \frac{v}{f}$$

Where v (in meters/second) is the speed of propagation of electromagnetic signals through the cables. Figure 3 shows the diagram of our prototype of the pulse generator module of the global clock. The diagram is shown

only for illustration purpose since other implementations following the specifications of the present invention are also possible.

In the prototype, we use a pulse detector, identified as CLOCK_DETECTOR in Figure 3, to verify automatically whether or not the module is at the top of the hierarchy. If it is the top module then the EXT_CLOCK input of the Module's CLOCK_DETECTOR will not receive pulses, since that input is used to receive pulses from modules higher in the hierarchy. The CLOCK_DETECTOR circuit of the top module detects the absence of pulses in EXT_CLOCK, links its INT_CLOCK input, which receives pulses from the module's local oscillator, to the SEL_CLOCK output, which is linked to the *OBUF* buffer whose output sends the pulses to lower levels in the hierarchy. The CLOCK_DETECTOR circuit generates a true logic level in its TOPLEVEL output also. If it is an intermediate module, there are pulses in the EXT_CLOCK input of the CLOCK_DETECTOR. In this case, CLOCK_DETECTOR detects the existence of pulses in the EXT_CLOCK input, links its EXT_CLOCK input to SEL_CLOCK output, and generates a false logic level in its TOPLEVEL output.

Reset signals that come from lower levels in the hierarchy are referred to as N0_RESET, N1_RESET, ..., N7_RESET, as shown in the diagram of Figure 3 (note that in our prototype each pulse generator can be connected up to eight modules or processing nodes at lower levels of the hierarchy). These signals pass through *IBUF* buffers and are linked to the inputs of the AND gate of eight inputs *AND8*. If any of these inputs is activated (logic value zero), then the *AND8* output switches to zero. This zero value will be communicated to the higher levels through the *OBUF* buffer linked to the *AND8* output, in case of existing

higher levels, and will also change the *Q* output of the D-type synchronous flip-flop identified as *FDC* in Figure 3 to zero using its *CLR* input (via the *INV* inverter). If it is a top module, then the logic level of the CLOCK_DETECTOR's TOPLEVEL output will be true. This *true* logic level will set the *M2_1* multiplex, through its control input' *S0*, so that its *D1* input will be multiplexed to its *O* output. The Q output of the FDC flip-flop will then pass through the multiplex, generating the reset signals NO_RESETO, N1_RESETO,..., N7_RESETO to the lower levels. If it is not the top module, the M2_1 multiplex will multiplex *DO* to its *O* output, enforcing reset signals generated to the lower levels to come from the IBUF ·linked to the TOP_RESET signal, which brings the reset signal coming from higher levels of the hierarchy.

A logical diagram of the pulse detector we used in our module prototype is shown in Figure 4. In this figure, L1 (COUNTER) is a binary counter of three bits. This counter has an asynchronous reset input named ASYNC_CTRL. This input is linked through the INV inverter to the EXT-CLOCK signal, which brings pulses from modules at higher levels of the hierarchy. If a module is not the top module, the EXT_CLOCK signal does not have pulses and is kept at the high logic level (as inactive in the prototype). This logic level will be inverted by INV, so that it will not cause the counter to be reset by ASYNC_CTRL. In this case, the internal module's pulses that come from INT_CLOCK will activate the L1 counter, which will count until its output reaches the maximum allowed binary value (8, since it is a 3-bit counter). Once the counter's value is maximum, its TERM_CNT output (end-of-counting) changes to the true logic value. This true logic value inhibits, through its CLK_EN input (via the INV

inverter), extra increments to the counter. In addition, the TERM_CNT signal set the M2_1 multiplex connecting its D1 input to its O output, in order to make the output signal SEL_CLOCK of this pulse detector equal to the pulses

5   that come from the INT_CLOCK.

In case the module is not the top one there are pulses in EXT_CLOCK coming from modules above in the hierarchy. Thus, the TERM_CNT output will be always equal to zero, which sets the M2_1 multiplex connecting its DO

10 input to its O output, making the output signal of the pulse detector equal to the pulses that come from the EXT_CLOCK. Each one of these pulses will clear the L1 counter, never allowing it to count until its maximum.

In each processing node, the hardware of the

15 global clock, or the counter module, is quite simple and its block diagram is shown in Figure 5, inside of a box. The hardware is composed of an interface with the bus of the processing unit and a counter. The interface allows any processing node to initialize the global clock and to read

20 the counter value, which can have as many bits as necessary (64 bits in the prototype we implemented).

Under the command of the processor in the processing node, a reset signal can be issued by the interface (Figure 5). This signal arrives at the first

25 module through one of the lines N0_RESET, N1_RESET, etc., as shown in Figure 3, and goes up through the module hierarchy until it reaches the top module. The signal goes back synchronously through the modules arriving at all counters simultaneously. This ensures that, after

30 initialization, simultaneous reads of counter values in different processing nodes will result in reading the same counting of time (number of pulses counted) since the initialization. To avoid race conditions in reading the

counter value (the counter can be in the middle of an increment at the moment of a read) it must be synchronized with the global clock pulse.